

# Welcome!



European Exascale Processor & Memory Node Design



Barcelona  
Supercomputing  
Center  
Centro Nacional de Supercomputación



Fraunhofer



This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 671578

- ExaNoDe develops key technologies for compute nodes leading towards a future Exascale capability comprising:

System Architecture	Silicon Integration	Software
<ul style="list-style-type: none"><li>ARMv8</li><li>Coherent island</li><li>Global Address Space</li></ul>	<ul style="list-style-type: none"><li>3D Integration:<ul style="list-style-type: none"><li>Chiplet</li><li>Active Interposer</li></ul></li><li>Multi-Chip-Module:<ul style="list-style-type: none"><li>FPGA, Memory</li></ul></li></ul>	<ul style="list-style-type: none"><li>FW, OS</li><li>Virtualization</li><li>Programming models</li><li>Runtimes</li><li>Mini-apps</li></ul>
<ul style="list-style-type: none"><li>👍 Energy efficiency</li><li>👍 Scalability</li></ul>	<ul style="list-style-type: none"><li>👍 Design/manufacturing costs</li><li>👍 Heterogeneity &amp; Specialization</li></ul>	<ul style="list-style-type: none"><li>👍 Scalability</li><li>👍 Co-design</li></ul>


- All combined in an integrated prototype.

# ExaNoDe architectural approach

Source: John Goodacre – DATE'13


## ■ Coherent Island:

- Many ARMv8 processors
- Local coherent interconnect
- Path to local memory
- Path “to remote” memory locations
- Path “from remote” compute units



## ■ Compute Node:

- Scale-out with “from” and “to” remote port connections to global network




## ■ Memory scheme:

- Global Address Space with UNIMEM

# ExaNoDe integration approach

- 3D integration with an active silicon interposer and chiplets:



- Multi-chip-Module integration for bare dies

## ■ Mini-apps for co-design:


- Select HPC applications that will be used to co-design the ExaNoDe architecture.

## ■ Software infrastructure:

- Deploy a software ecosystem for the ARM-based Compute Node in conjunction with the UNIMEM system architecture.

## ■ Evaluation:

- Analyse and compare the ExaNoDe architecture.



ExaNoDe Software Architecture



# Project Implementation

Start: October 1<sup>st</sup>, 2015

Duration: 45 months

Coordinator



arm



Barcelona  
Supercomputing  
Center  
Centro Nacional de Supercomputación

Bull  
atos technologies



ETH ZÜRICH



Fraunhofer




scapos

Virtual Open Systems

CONSORTIUM



ExaNoDe

8.6 M€




IMPLEMEN-  
TATION


PROTOTYPE



# ExaNoDe Prototype: Technologies




# ExaNoDe Prototype: Multi-Chip-Module





# ExaNoDe Prototype: Daughter Board


- ExaNoDe SW stack




- ExaNoDe board with Multi-Chip-Modules, 3D Integrated Circuit and FPGA bare dies



# Eco-system




## ExaNoDe as part of a global strategy



Source: Iakovos Mavroidis

## European Exascale System Interconnect and Storage - [www.exanest.eu](http://www.exanest.eu)



Source: Manolis Marazakis



Iceotope Ltd:  
Fully Immersed  
Cooling Technology

*Thank you!*



European Exascale Processor & Memory Node Design